UW Trains

We have shiny new trains! Sadly, they don't have the honking or sound effect auxiliary functions :(

Watching someone else reset all the switches in succession in front of Cowan and describe it as a guilty pleasure may well have been the highlight of the day.

Why is the trains lab empty on a Saturday afternoon? Everyone should be ashamed.

The sound of the switches flipping in quick succession with fast interrupt-driven IO makes me weak at the knees

Pro-tip: When caches make your code slower, it may be time to reconsider some design choices

I haven't seen the lab this full since the night before A0. Interrupts are serious business, apparently.

11 microseconds is the current record for completing a 64 byte send-receive-reply transaction. It involves Duff's device, -O2, caches on, fast processor clocks, hacking the bus clock mode, and a non-negligible dose of black-magic

Ricing out memcpy, or doing the K2 write-up? I think we all know the answer to that question

pro-tip #3: Interrupts being asserted and jumping to ISRs are two distinct things

pro-tip #2: breaker #10 (TEC Unit)

How long is your context switch? Historic record (known so far) is 13 instructions

In lieu of actual locks...